

RECONFIGURABLE GLOBAL NEUROMORPHIC SYNAPSE INTERCONNECTS WITH TFTS

JAN GENOE, PRAVEEN RAGHAVAN, ZSOLT TOKEI, FRANCKY CATTHOOR, AND SOEREN STEUDEL



ASPIRE
INVENT
ACHIEVE

Every neuron in a human brain is connected via its synapses to 10-15.000 other neurons.

Those connections can be over time reconfigured allowing new connections with any other neuron. But only few of the longer connections are concurrently

active
imec



GLOBAL SYNAPSE

In a neuromorphic IC with more than >1000 neurons, where every neuron can communicate with every neuron, the transistor count of the reconfigurable interconnect (switches, buffer, repeater) heavily dominates the transistor count, area and power consumption of the IC.

Objective

Large scale reconfigurable interconnect that allows to connect every neuron with every neuron even across the whole neuromorphic IC but with only limited amount of them concurrently active (as motivated earlier)

Scaling in power consumption

Scaling in integration density


Scaling in cost

BEOL OF N14 (INTEL)

Table 1. Pitch, thickness and metal aspect ratio for the BE stack. (ULK: Ultra Low k; LK: Low k)

Metal	Process	Dielectric	Pitch (nm)	Layer Thx (nm)	Metal Thx (nm)	AR Aspect ratio
0	PD SAV	LK CDO	56	70	40	1.4
1	PD SAV	ULK CDO	70	81	42	1.2
2	PD SAV	ULK CDO	52	73	40	1.5
3	PD SAV	ULK CDO	56	76	37	1.3
4	SAV	Air Gap	80	145	75	1.9
5	SAV	ULK CDO	100	210	110	2.2
6	SAV	Air Gap	160	310	180	2.3
7	SAV	ULK CDO	160	380	200	2.5
8	SAV	ULK CDO	160	400	200	2.5
9	Via First	LK CDO	252	540	260	2.1
10	Via First	LK CDO	252	675	375	3.0
11	Via First	SiO2	1080	1770	1080	2.0
12	Plate Up	polymer	14000	~	6000	1.3

Pitch / Metal Thickness




For the global interconnect (BEOL > M4) the via size dominates the area consumption of switches and repeaters. Not the FEOL transistor

3D INTEGRATION

3D TSV chip stacking

Stacking multiple identical chips with TSV



Pro:


High speed, high performance, relative mature

Con:

High cost, integration density/size of TSV?

Monolithic 3D

Transfer of crystalline Si



Pro:


high performance, high speed

Con:

Integration density? since only few (2) transistor layer are stacked

3D BEOL TFT

Integrate thin film transistors in the BEOL



Pro:


Low cost?, high integration density

Con:

Performance, maturity

3D BEOL TFT

Enable in every BEOL layer a TFT process module with minimal additional mask count (cost) and a critical dimension that corresponds to the existing pitch of the metalization




3D BEOL TFT

TFT REQUIREMENTS

1. **Scalability** down to pitch of M3-M4 ($L < 50\text{nm}$)
2. **Temperature** budget of BEOL (380°C)
3. **Leakage** below low-leakage transistor of advanced nodes ($< 10\text{pA}/\mu\text{m}$; low duty cycle in neuromorphic computing \rightarrow static leakage dominates);
4. **High uniformity** (amorphous or nano-crystalline)
5. **Speed** (stage delay $\ll 1\text{ns}$ for buffering data rates of 100M-1G bit/s)
6. **Bias stability / Reliability**
7. **Complementary** (n and p-type)
8. **Mask count** (max 1-2 additional mask per BEOL layer)
9. **Maturity** of process technology

THIN FILM TRANSISTOR (I)



THIN FILM TRANSISTOR (2)

TFT	Amorphous Si	Polysilicon	Chalcogenide (e.g. WSe ₂)	Metaloxide (e.g. IGZO)	Organic (e.g. DNTT)	1D/2D (CNT, MoS, Graphene)
Mobility [cm ² /Vs]	0.5-1	50-150	140	10-20	0.5-5	>100
Bias stability	very poor	good	n.a.	medium	medium	n.a.
Uniformity	good	poor	n.a.	good	good	n.a.
polarity	n	n, p	n, p	n	n, p	n, p
I _{off} [A/um] @ V _{gs} ~ 10V	10p	10p *	Bad, mostly n.a.	<<1f	<10p	Very bad
Maturity	Production	Production	R&D Lab	Production	R&D; Pilot line	R&D Lab
	display	display		display		
Substrate size	max. Gen10	max. Gen6	Flakes of mm ²	max. Gen8	max. Gen3.5	Wafer
Deposition process	PECVD	PECVD + anneal (laser, thermal)	Crystal growth + transfer	PVD, (solution coating)	OMBE, solution coating	CVD, transfer
Process Temperature [°C]	350	450	Growth > 600C Transfer = RT	350	150	Growth > 600C Transfer = RT

Lets look at mature TFT technologies

AMORPHOUS SILICON TFT

LCD TV – TFT IS USED AS A SWITCH IN AN ACTIVE MATRIX

Latest Generation: Sharp's Gen10 plant, Sakai City

No solution for BEOL

- too slow
- too low bias stability
- too high leakage

72,000 substrates per month
Investment:~ \$4.25B

- N-type only
- Low speed (mobility $< 1 \text{ cm}^2/\text{Vs}$)
- low bias stability
- high uniformity
- Temperature budget of 350°C


cfr. DowCorning

- Lithographically patterned amorphous silicon transistor ($L=5\mu\text{m}$, $\mu \sim 0.5 \text{ cm}^2/\text{Vs}$) behind every pixel
- Backplane has 4-5 mask steps



LOW-TEMPERATURE POLYSILICON TFT (I)


SMART PHONE DISPLAY



Complex in-panel digital complementary circuits with TFT

LOW-TEMPERATURE POLYSILICON TFT (2)

MICROPROCESSOR



Cfr. Epson Seiko

No solution for BEOL

- too high temperature ($>450^{\circ}\text{C}$)
- high loff (grain boundaries)
- Low uniformity (micro-crystalline)
- High mask count (contact doping)




Table 1: ACT11 Specifications

Technology	LTPS TFT CMOS 2 metal layers Transistor size (Typical L/W): 4 μm /12 μm (N-ch) 4 μm /36 μm (P-ch)
Elements	~32,000 transistors
CPU Architecture	608 instructions incl. MLT & DIV 16MByte addressing space Bus release for bus masters outside 4 interrupt sources Synchronous bus interface Datapath: Bundle data, single rail
Supply Voltage	3.5-7V
Clock	30KHz-500KHz
Dimensions	27.0mm x 24.0mm x 0.2mm (Core: 12.5mm x 12.5mm x 0.2mm)
Weight	140mg (+100mg FPC)
I/O Pins	80 pins

Nobuo Karaki et al, A Flexible 8-bit Asynchronous Microprocessor Based on Low-Temperature Poly-Silicon (LTPS) TFT Technology , Digest of SID 2005, pp.1430-1433

METALOXIDE TFT

MANUFACTURING RAMP UP OF IGZO DISPLAYS SINCE 2014




Figure 8. 65-inch 4edge-Borderless UHD OLED Display



n-type only
medium speed, medium bias stability
High uniformity, ultralow Ioff
Temperature budget of 350°C


METALOXIDE TFT

FLEXIBLE AMOLED DISPLAYS @IMEC



Uniformity of IGZO TFT

(baseline PVD but ALD, CVD, Sol-gel possible)







256 TFT across 6" wafer for VDD=5V technology

Mobility $\sim 10 \text{ cm}^2/\text{Vs}$
Stage delay $< 10 \text{ ns}$ for $L=2 \mu\text{m}$


METALOXIDE TFT

RFID CHIPS WITH IGZO TFT @ IMEC



METALOXIDE TFT

THIN-FILM MICROPROCESSORS



imec

Holst Centre




EVONIK
INDUSTRIES

Panasonic



METALOXIDE TFT


loff of IGZO TFT technology @ imec → wide bandgap 3.2eV without minority carriers



Up to 105°C, the Ioff below 10⁻¹⁴A/um.
For more accurate measurement, TFT
with larger W/L are required.

METALOXIDE TFT

LEAKAGE CURRENT OF IGZO TFT



I-V characteristics of CAAC-IGZO and Si transistors




Fig. 14 Arrhenius plot of the relaxation time τ of the memory using a TGSA CAAC-IGZO FET. Activation energy E_a was estimated as 1.15 eV.

Lowest leakage current of any know material system

SUB-MICROMETER IGZO TFT ON CMOS



Many companies and R&D center work on metaloxide BEOL TFT for different application

METALOXIDE TFT

SCALABILITY OF IGZO TFT




Fig. 5 (a) Output (I_d - V_d) characteristics, and (b) transfer (I_d - V_g) characteristics of a TGSA FET with $W/L = 32/27$ nm.




Fig. 3 Cross-sectional STEM images in the channel length direction (a) and in the channel width direction of the TGSA CAAC-IGZO FETs (b).

METALOXIDE TFT

SPEED OF SCALED IGZO TFT




Fig. 11 (a) Transconductance g_m and (b) current gain of a TGSA CAAC-IGZO FET with $300\text{ } W/L = 62/27\text{ nm}$ channels connected in parallel.

IGZO has an average mobility $\sim 10\text{cm}^2/\text{Vs}$. Higher mobility metaloxide material with mobility $>40\text{cm}^2/\text{Vs}$ have been demonstrated




METALOXIDE TFT

VLSI INTEGRATION ON CMOS

EMBEDDED SRAM AND CORTEX-M0 CORE USING A 60-NM CRYSTALLINE OXIDE SEMICONDUCTOR



Semiconductor Energy Laboratory
University of Tokyo
ARM Nokia








IGZO TFT LOOKS LIKE THE PERFECT BEOL TFT SOLUTION
BUT.....

METALOXIDE TFT

P-TYPE TFT

SnOx at 350 °C



Lower mobility $< 5 \text{ cm}^2/\text{Vs}$

High $I_{off} > 1 \text{ nA}/\mu\text{m}$

Low bias stability

Low maturity

Ab-initio modeling suggest that an amorphous metaloxide TFT with better performance is unlikely

TFT CIRCUIT LOGIC / DEVICE LIMITATION !!






Unipolar Logic

Limited Noise Margins

Poor Gain

Non-symmetric VTC ($V_m \neq V_{dd}/2$)

Can be improved using higher V_{dd} and thinner gate dielectric



3D BEOL TFT FOR GLOBAL SYNAPSE

METALOXIDE TFT

1. **Scalability** down to pitch of M3-M4 ($L < 50\text{nm}$)
2. **Temperature** budget of BEOL (380°C)
3. **Leakage** below low-leakage transistor of advanced nodes ($< 10\text{pA}/\mu\text{m}$)
4. **High uniformity** (amorphous or nano-crystalline)
5. **Speed** (stage delay $\ll 1\text{ns}$ for buffering data rates of 1Gbit/s)
6. **Bias stability / reliability**
7. **Complementary** (n and p-type)
8. **Cost** (max 1-2 additional mask per BEOL layer)
9. **Maturity** of process technology on CMOS

Will this approach translate into lower energy consumption, smaller footprint and lower cost than conventional FEOL solutions for global synapse reconfigurable interconnect?

H2020: NEU-RAM3

BEOL TFT TEST CHIP WITH RECONFIGURABLE INTERCONNECT (3000-4000 TFT)




Figure 10: conceptual implementation with several neural clusters ICs with central scalable global synapse communication IC.